
2009 Microchip Technology Inc.
DS41341E-page 107
PIC16F72X/PIC16LF72X
FIGURE 9-3:
ANALOG INPUT MODEL
FIGURE 9-4:
ADC TRANSFER FUNCTION
CPIN
VA
Rs
ANx
5 pF
VDD
VT
≈ 0.6V
VT
≈ 0.6V
I LEAKAGE(1)
RIC
≤ 1k
Sampling
Switch
SS
Rss
CHOLD = 10 pF
VSS/VREF-
6V
Sampling Switch
5V
4V
3V
2V
567 8 9 10 11
(k
Ω)
VDD
Legend:
CPIN
VT
I LEAKAGE
RIC
SS
CHOLD
= Input Capacitance
= Threshold Voltage
= Leakage current at the pin due to
= Interconnect Resistance
= Sampling Switch
= Sample/Hold Capacitance
various junctions
RSS
RSS
= Resistance of Sampling Switch
FFh
FEh
A
DC
Out
put
Co
de
FDh
FCh
04h
03h
02h
01h
00h
Full-Scale
FBh
1 LSB ideal
VSS
Zero-Scale
Transition
VREF
Transition
1 LSB ideal
Full-Scale Range
Analog Input Voltage